[bug#73717,v1] gnu: Add yosys-clang.
Commit Message
* gnu/packages/fpga.scm (yosys-clang): New variable.
Change-Id: Iedbd418adc152c325d106830d9d33b73f01e65da
---
gnu/packages/fpga.scm | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
base-commit: d44beb9b4ad836781928a0c5667e94c0d6df13f0
Comments
user guix
usertag 73717 + patch-review-hackers-list
quit
Cayetano Santos <csantosb@inventati.org> skribis:
> * gnu/packages/fpga.scm (yosys-clang): New variable.
>
> Change-Id: Iedbd418adc152c325d106830d9d33b73f01e65da
Finally applied. Thank you, and apologies for the delay!
Ludo’.
@@ -224,6 +224,26 @@ (define-public yosys
(description "Yosys synthesizes Verilog-2005.")
(license license:isc)))
+(define-public yosys-clang
+ (package
+ (inherit yosys)
+ (name "yosys-clang")
+ (arguments
+ (substitute-keyword-arguments (package-arguments yosys)
+ ((#:make-flags _ #f)
+ #~(list "CC=clang"
+ "CXX=clang++"
+ (string-append "PREFIX=" #$output)))
+ ((#:phases phases)
+ #~(modify-phases #$phases
+ (replace 'configure
+ (lambda* (#:key make-flags #:allow-other-keys)
+ (apply invoke "make" "config-clang" make-flags)))))))
+ (inputs
+ (modify-inputs (package-inputs yosys)
+ (append clang)))
+ (synopsis "FPGA Verilog RTL synthesizer (Clang variant)")))
+
(define-public icestorm
(let ((commit "2bc541743ada3542c6da36a50e66303b9cbd2059")
(revision "4"))